Ms. Suranya G.

Suranyag@icet.ac.in





Employment History

AUG 2011 - · · · · · · ·

Assistant Professor, Department of Electronics & Communication Engineering, Ilahia College of Engineering and Technology

Education

2009 - 2011

Post Graduation, CUSAT University: M.Tech in VLSI and Embedded Systems Thesis title: *Design and Simulation of 1553 Emulator using VHDL Codes.*

2004 - 2008

■ Under Graduation,M. G. University: B.Tech in Electronics and Communication Engineering.

Project title: VHDL CODING FOR Input/Output and Memory Interfacing for RTX2010 Microcontroller.

Research Publications

Journal Articles

- Ashna and Suranya, "Automated caption generator using beam search:a deep learning process," *International Journal of Engineering Research Technology (IJERT)*, vol. 8, no. 6, 2021.
- Suranya and Leeba, "Test pattern generation using lfsr with reseeding scheme for bist designs," International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (IJAREEIE), vol. 3, 2014.

Skills

Languages

Strong reading, writing and speaking competencies for English, Malayalam and Hindi

Coding

8051 Assembly language, матьав, Verilog, vндь,

Databases

Mymodelsim,XILINX keil, proteus, matlab.

Misc. Teaching, training

Miscellaneous Experience

Awards and Achievements

2018-2019 Certificate of Excellence, Outstanding performance during the academic year.

Certification/Affiliation

2022-2023 **IEEE Membership**

Miscellaneous Experience (continued)

Workshops

- Hands on Workshop on PSPICE in Nov 2017, LEONTECH, Ilahia College of Engineering and Technology.
- Hands on Workshop on SPSS in Nov 2015, Ilahia College of Engineering and Technology.

Conferences

- Title: "Detection Of Kidney Stones Using different Segmentation With Neural Network"in May 2019, National conference on VLSI, Signal processing and Communication VLES'19, Viswajyothi College Of Engineering And Technology Vazhakulam May2019.
- Title: Dump and Deaf Telephone system with gesture to voice conversion in March 2017, International conference on recent advancements and challenges in engineering, Jai bharath college of management and engineering, perumbavoor, Kerala.
- Title: Modified Noc Architecture with fixed priority arbiter in Oct 2015, International conference on recent advancements and challenges in engineering, Jai bharath college of management and engineering, perumbayoor, Kerala.
- Title: Test pattern generation using LFSR with reseeding scheme for BIST designs in Dec 2014, International Conference on Emerging Trends in Electrical Systems, Dept. Of EEE, MA College of Engineering, Kothamangalam, kerala.

Presentation/Poster Presentation

- Title: "Detection Of Kidney Stones Using different Segmentation With Neural Network"in May 2019, National conference on VLSI, Signal processing and Communication VLES'19, Viswajyothi College Of Engineering And Technology Vazhakulam May2019.
- Title: Dump and Deaf Telephone system with gesture to voice conversion in March 2017, International conference on recent advancements and challenges in engineering, Jai bharath college of management and engineering, perumbayoor, Kerala.
- Title: Modified Noc Architecture with fixed priority arbiter in Oct 2015, International conference on recent advancements and challenges in engineering, Jai bharath college of management and engineering, perumbavoor, Kerala.
- Title: Test pattern generation using LFSR with reseeding scheme for BIST designs in Dec 2014, International Conference on Emerging Trends in Electrical Systems, Dept. Of EEE, MA College of Engineering, Kothamangalam, kerala.

Duties/Responsibilities

- 2011 Mentor 2011-13 MTech Applied Electronics Batch
- 2013 **Mentor 2013-17 ECE Batch**
- 2016.. Department Result analysis co-ordinator
- 2018 Mentor 2018-22 ECE Batch
- 2019.. Department PTA co-ordinator

Miscellaneous Experience (continued)

2021

■ Department Secretary

2020 Dec-2021 April

■ Department Library In Charge

References