



BJT { Bipolar Junction Transistor }

2 types      npn transistor      &amp;      pnp transistor

npnpnp3 terminals  $\Rightarrow$  Emitter (E), Base (B), collector (C)Emitter = heavily doped, moderate surface areaBase = lightly doped, small surface areaCollector = moderately doped, large surface area


- configuration  $\Rightarrow$
- 1) common base
  - 2) common emitter
  - 3) common collector

In a transistor there are two types of characteristics.  
they are

- 1) i/p characteristics = relationship b/w i/p current &  
i/p voltage at const. o/p voltage
- 2) o/p characteristics = relationship b/w o/p current &  
o/p voltage at const. i/p current

## Common Base Configuration


Here base is common to o/p & i/p



### i/p chara

First adjust  $V_{CB}$  (o/p voltage) to a fixed value, then adjust  $R_1$  & take ammeter & voltmeter readings. Plot a graph between  $V_{EB}$  (i/p voltage) &  $I_E$  (i/p current). The voltage at which current just starts flowing is called knee voltage. It is 0.5V for silicon & 0.1V for Germanium.


Germanium



$$i/p resistance R_i = \frac{\Delta V_{EB}}{\Delta I_E}$$

O/P chara

Keeping  $I_E$  ( $\& I_P$  constant) at constant value, increase  $V_{CB}$  & corresponding  $I_C$  is measured. Plot a graph with  $V_{CB}$  along X-axis &  $I_C$  along Y-axis.



The curve may be divided into 3 main regions.

a) Saturation region

It is on left of Vertical line. In this region a small change in  $V_{CB}$  cause large variation in  $I_C$ .

b) Active region

It is on right of Vertical line.

c) Cut off region


It is the shaded portion. In this region both junctions are reverse biased.

$$\text{O/P resistance } R_o = \frac{\Delta V_{CB}}{\Delta I_C}$$

$$\text{Current amplification Factor } (\alpha) = \frac{\Delta I_C}{\Delta I_E}$$

### Common Emitter Configuration


Here emitter is common to O/P & I/P




### I/P chara:

$V_{CE}$  is kept const, Then increase  $V_{BE}$  &  $I_B$  is noted.

Plot graph with  $V_{BE}$  along X-axis &  $I_B$  along Y-axis.



$$\text{I/P resistance } R_i = \frac{\Delta V_{BE}}{\Delta I_B} \text{ at const } V_{CE}$$

O/p chara

Adjust  $I_B$  to const. value. Then increase  $V_{ce}$  & corresponding  $I_c$  is noted.


The chara has 3 main regions, active, saturation & cut-off when  $I_B = 0$ , there is  $I_c$  called leakage current.


$$\text{O/p resistance, } R_o = \frac{\Delta V_{ce}}{\Delta I_c}$$

Current amplification factor,  $\beta = \frac{\Delta I_c}{\Delta I_B}$

Common Collector Configuration

Collector is common to O/p & i/p.






It is the graph b/w  $V_{BC}$  &  $IB$  at const.  $V_{CE}$ .

i/p resistance,  $R_i = \frac{\Delta V_{BC}}{\Delta IB}$  at const.  $V_{CE}$ .

o/p chara



$IB$  is adjusted to const. value. Vary  $V_{CE}$  & corresponding increase in  $I_E$  is noted.


O/p resistance,  $R_o = \frac{\Delta V_{CE}}{\Delta I_E}$  at const.  $IB$

Current amplification Factor,  $\beta = \frac{\Delta I_E}{\Delta I_B}$

## Transistor Load Lines

It is a line on which the operating point moves when the ac signal is applied to the transistor

DC load line:-



It is drawn without any ac input signal:

$$V_{cc} = I_c R_C + V_{ce}$$

$$V_{ce} = V_{cc} - I_c R_C \quad \text{--- (1)}$$

Put  $V_{ce} = 0$  in eqn (1)


$$V_{cc} = I_c R_C$$

$$\therefore I_c = V_{cc}/R_C$$

Put  $I_c = 0$  in eqn (1)

$$V_{ce} = V_{cc}$$

by joining these points, a straight line is drawn, the resulting line on graph is called load line.




### Operating Point or Q-point

Q-point is called quiescent point or operating point. It specifies the collector current  $I_c$  &  $V_{ce}$  that exist when no i/p signal is applied.

It is also called operating point because the variation in  $V_{ce}$  &  $I_c$ , takes place about this point when the signal is applied. The best position for this point is the midway b/w the cut off & saturation point where  $V_{ce} = \frac{1}{2} V_{cc}$ .

### Selection of Operating Point




For the proper amplification of i/p signal, the selection of operating point is important.

At the point  $Q_1$ , it is nearer to cut-off region, the o/p current & voltage would be allowed to vary but it will clipped at the negative peak of the i/p signal.

At the point  $Q_2$ , it is nearer to saturation region. the o/p signal would be clipped at positive peak of i/p signal.

The point 'Q' located at the centre of load line seem to be the best operating point.



We have to fix operating point at a particular point. This process is called biasing.

During amplification, operating point is shifting because, the reasons are given below.

## Need for bias stabilization


- ① The transistor parameters are temp. dependent.  
For example,  $\alpha_{FB}$ ,  $\alpha_{FB}$  imp., current gain, voltage gain are the four transistor parameters. When temp. varies above parameters are changed so proper amplification does not take place.
- ② Transistor parameter ' $\beta$ ' will change from unit to unit.

The parameters will change from one transistor to others. It is decided by manufacturer. Because of this change in parameters, the shifting of Q-point occurs.

- ③ Thermal Runaway.

$$I_C = \beta I_B + I_{CEO}$$

$I_{CEO} \Rightarrow$  leakage current.



Consider a C-E configuration. It is a phenomenon in C-E configuration. During amplification  $I_C$  increases, heat increases, temp. increases covalent bonds are broken & more electrons are produced,  $I_{CEO}$  increases & again  $I_C$  increase, it will repeat. This is a cumulative process. It continues until transistor burns away. This is called thermal run away.

$R_1$  &  $R_2$   $\Rightarrow$  used for biasing & stabilization caps

$R_E$   $\Rightarrow$  Emitter bypass

$C_C$   $\Rightarrow$  coupling capacitors.

Potential divider biasing is used in Ckt because it provides good stabilization of the operating point.

$C_{in}$   $\Rightarrow$  s/p capacitor of about  $10\text{ }\mu\text{F}$  is used to couple the signal to the base of Trans. It allows only ac signal to flow. In the absence of  $C_{in}$ , the signal source resistance will come across  $R_2$  & this changes the bias.

$C_E$   $\Rightarrow$  emitter bypass capacitor ( $100\text{ }\mu\text{F}$ ) is used to provide a low reluctance path. In the absence of this capacitor, amplified ac signals flowing through  $R_E$ , will cause voltage drop across it which in turn will feedback the s/p side & reduce the o/p voltage.


$C_C$   $\Rightarrow$  Coupling capacitor or blocking capacitor ( $10\text{ }\mu\text{F}$ ). It blocks dc component of o/p signal. In the absence of  $C_C$ , the resistor  $R_C$  will come in parallel to  $R_1$  of second stage, thereby changing the biasing condition of next stage.

## Amplifying Action

When a signal is applied b/w the base & the emitter terminals of a properly biased transistor, a small base current starts flowing. Because of transistor action, a much larger ac-current ( $\beta$  times base current) flows through the  $R_C$ . Since the value of collector resistance is high, larger voltage appears across  $R_C$ .

## PHASE REVERSAL

There is  $180^\circ$  phase diff b/w e/p & o/p



$$\text{o/p } V_{CE} = V_{CC} - i_C R_C$$

With increase in signal voltage in the positive half cycle, the base current increases causing increase in the collector current, so the drop across  $R_C$  i.e.,  $i_C R_C$  increases. So the o/p voltage decreases. So the signal voltage increases in positive direction, the o/p voltage increases in negative direction.

## Load Line Analysis

The relationship b/w the collector-emitter o/p voltage & the collector current  $I_C$  is linear.

Apply KVL to o/p side of amplifier.

$$V_{CC} = I_C R_C + V_{CE} + I_C R_E \quad (1)$$

$$V_{CC} = V_{CE} + I_C (R_C + R_E)$$

$$\therefore I_E \approx I_C$$

$$I_C (R_C + R_E) = V_{CC} - V_{CE}$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_C + R_E}$$


Drawing cut off,  $I_C = I_E = 0$ , substitute it in eqn (1)

$$\underline{\underline{V_{CC} = V_{CE}}}$$


Drawing saturation  $V_{CE} \approx 0$ , sub. it in eqn (1)

$$\begin{aligned} V_{CC} &= I_C R_C + I_E R_E \\ &= I_C (R_C + R_E) \end{aligned}$$

$$\underline{\underline{I_C = \frac{V_{CC}}{R_C + R_E}}}$$




### DC Equivalent Circuit



It can be drawn by reducing all the ac sources to zero & opening all the capacitors because the capacitors do not allow the flow of the DC current & act as open.

## AC equivalent Circuit

If AC is applied, DC supplies need not be considered. AC equivalent circuit can be drawn by reducing all the DC sources to zero & short circuiting all capacitors.



The circuit explains the behaviour when viewed in the AC conditions. The collector resistance  $R_C$  comes in parallel with  $R_L$ .

 GND

- 10) a) A transistor used in CE connection has the following set of h parameters when the d.c. operating point is  $V_{CE} = 5V$  and  $I_C = 1 \text{ mA}$ ;  $h_{ie} = 1700 \Omega$ ;  $h_{re} = 1.3 \times 10^{-4}$ ;  $h_{fe} = 38$ ;  $h_{oe} = 6 \times 10^{-6} \Omega$ . If the a.c. load  $r_L$  seen by the transistor is  $2 \text{ k}\Omega$ , find (i) the input impedance (ii) current gain (iii) voltage gain (5)

$$10 @ \cdot Z_{in} = h_{ie} - \frac{h_{re} h_{fe}}{h_{oe} + \frac{1}{j\omega L}}$$

ILAHIA COLLEGE OF ENGINEERING AND TECHNOLOGY

i)  $Z_{in} = 100 - \frac{38 \times 10^6 \times 38}{6 \times 10^{-6} + \frac{1}{2000}} = \underline{\underline{1690 \Omega}}$  — (2)

ii) Current gain  $A_i = \frac{h_{fe}}{1 + h_{oe} g_{IL}} = \frac{38}{1 + 6 \times 10^{-6} \times 2000} = 37.6$  — (2)

iii) Voltage gain  $A_v = \frac{-h_{fe}}{Z_{in} [h_{oe} + \frac{1}{g_{IL}}]} = \frac{-38}{1690 (6 \times 10^{-6} + \frac{1}{2000})} = \underline{\underline{-44.4}}$  — (1)

- b) \* Width of depletion layer controlled by gate-to source voltage.  
 \* Effective cross section decreased with increasing reverse bias.  $I_D$  is a function of  $V_{GS}$ .  
 \* FET voltage controlled device, do not need biasing current. By applying reverse bias voltage to gate terminal, channel is pinched, so that current is switched off completely

Drain resistance  $r_{ds}$ .

Transconductance,  $g_m$

Amplification factor,  $\mu$ :

Write down expressions also.


(2.5)

(2.5)

## FET Biasing

Unlike the BJT the thermal runaway doesn't occur with FET's.

### Potential Divider biasing of FET



The resistors  $R_{B1}$  &  $R_{B2}$  provides a potential divider across the drain supply  $V_{DD}$ . The voltage across  $R_{B2}$  provides the necessary bias.

$$\text{Gate Voltage } V_{GS} = V_{DD} \times \frac{R_{B2}}{R_{B1} + R_{B2}}$$

$$\& V_{GS} = V_G - V_S, \text{ where } V_S = I_S R_S = I_D R_S$$

$$V_{GS} = V_G - I_D R_S.$$

The circuit is so designed that  $I_D R_S$  is larger than  $V_G$  so the  $V_{GS}$  is negative. This provides a negative gate voltage.

$$V_2 = V_{GSS} + I_D R_S$$

$$I_D = \frac{V_2 - V_{GSS}}{R_S}$$

then  $V_{DS} = V_{DD} - I_D (R_D + R_S)$

The value of  $I_D$  &  $V_{DS}$  determines the operating point. In voltage divider biasing either  $I_D = 0$  or  $V_{GSS} \neq 0$ .

For  $I_D = 0$

$$V_S = I_D R_S = 0 \times R_S = 0$$


$$V_{GSS} = V_G - I_D R_S = V_G - 0 = V_G$$

∴ One point on the line is at  $I_D = 0$  &  $V_{GSS} = V_G$

For  $V_{GSS} = 0$

$$I_D = \frac{V_G - V_{GSS}}{R_S} = \frac{V_G}{R_S}$$

The second point on the line is at  $I_D = \frac{V_G}{R_S}$  &  $V_{GSS} = 0$ . The point at which the load line intersects the transistor characteristic curve is Q point.




### FET as a switch

$V_{in}$  = i/p Voltage

When no gate voltage is applied to FET ;  $V_{GSS} = 0$ ,  
FET becomes saturated & it behaves like a  
small resistance.

$$\text{then O/p} = V_{out} = \frac{V_{in} \times R_{os}}{R_{os\text{cond}} + R_o}$$




∴ the value of  $R_o$  is very large, the o/p  $V_{out} = 0$

When a negative voltage  $V_{GSS\text{copp}}$  is applied,  
the FET operates in the cut off region, it act as  
very high resistance - hence the o/p nearly equal to i/p


$$V_{out} = \frac{R_{os}}{R_o + R_{os\text{copp}}} V_{in}$$

$R_{os\text{copp}} \gg R_o$ , so  $V_{out} \approx V_{in}$



$$\begin{aligned} V_{GSS} = 0 &\Rightarrow V_{out} = 0 \\ V_{GSS} \underset{\text{(high)}}{\text{(low, -ve)}} &\Rightarrow V_{out} = V_{in} \end{aligned}$$

Shunt Switch



$V_{GS} = 0$  (high)  $\Rightarrow V_{out} = V_{in}$

$V_{GS} \Rightarrow$  (low)  $V_{out} = 0$

### Series Switch


## FET as Voltage Controlled Resistance

Zener JFET operates in the Ohmic region

when  $V_{GS}$  b/w 0 &  $V_{GS_{(opp)}}$ , JFET act like a voltage controlled resistance. It can be operated in the region prior to pinch off ( $V_D$ ) .

In this region drain to source resistance can be controlled by  $V_{GS}$ .

$$r_{ds} = \frac{V_{DS}}{I_D}$$



$r_{ds}$  depends on the value of  $V_{GS}$ .

$V_{GS} = 0$ ,  $r_{ds}$  is minimum

$V_{GS}$  more negative,  $r_{ds}$  increases


When  $V_{GS}$  becomes negative,  $I_D$  or the drain current reduces.

$$r_{ds} = \frac{100 \text{ mV}}{0.8 \text{ mA}} = 125 \Omega \text{ when } V_{GS} = 0$$

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

$$r_{ds} = \frac{100 \text{ mV}}{0.4 \text{ m}\Omega} = 250 \Omega \quad \text{when } V_{GS} = -2 \text{ V.}$$

So JFET act as the VCR in Ohmic region



- Q A JFET amplifier with stabilized biasing circuit is shown.  $V_P = -2V$ ,  $I_{DSS} = 5mA$ ,  $R_L = 910\Omega$ ,  $R_B = 2.29 k\Omega$ ,  $R_{G_1} = 12m\Omega$ ,  $R_{G_2} = 8.57 m\Omega$  &  $V_{DD} = 24V$ . Find the value of drain current  $I_D$

$$V_{DD} = 24V$$

$$R_L = 910\Omega$$


$$R_B = 2.29 k\Omega$$

$$I_{DSS} = 5mA$$

$$V_P = -2V$$

$$R_{G_1} = 12m\Omega$$

$$R_{G_2} = 8.57m\Omega$$



$$\left\{ \begin{array}{l} V_{G_1} = V_{BSS} + I_D \\ \end{array} \right.$$

$$V_B = \frac{V_{DD} \times R_{G_2}}{R_{G_1} + R_{G_2}} = \frac{24 \times 8.57}{8.57 + 12} = 10V$$

$$I_D = I_{DSS} \left[ 1 - \frac{V_{BSS}}{V_P} \right]^2 = 5 \times 10^{-3} \left[ 1 - \left( \frac{V_B - I_D R_S}{-2} \right) \right]$$

$$I_D = 5 \times 10^{-3} \left[ 1 + \left( 10 - \frac{I_D \times 2.29 \times 10^3}{-2} \right) \right] \quad \text{--- (1)}$$


Solving (1)

$$\underline{\underline{I_D = 4.46mA}}$$

Load line pts

$$V_{GS} = V_G$$

$$= \underline{10V}$$



$$I_D = \frac{V_{GS}}{R} = \frac{10}{2.29 \times 10^3} = \underline{4.3mA}$$

- Q) The gm of FET - voltage amplifier circuit is 2500 micoamperes & load resistance is  $12\text{ k}\Omega$ . Determine voltage gain of amplifier circuit. Assume  $r_d \ll R_D \gg R_L$ .




$$gm = 2500 \times 10^{-6} \text{ S}$$

$$R_L = 12 \times 10^3$$

$$\begin{aligned} A_v &= -\frac{V_{out}}{V_{in}} = I_d (r_d \parallel R_D \parallel R_L) \\ &= -\frac{gm V_{in} (r_d \parallel R_D \parallel R_L)}{V_{in}} \\ &= -gm (r_d \parallel R_D \parallel R_L) \end{aligned}$$

$$r_d \ll R_D \gg R_L$$

$$\begin{aligned} A_v &= -gm R_L = -2500 \times 10^{-6} \times 12 \times 10^3 \\ &= \underline{-30} \end{aligned}$$

FET small signal model (Low Frequency)Common Source JFET Amplifier

$C_1 \& C_2 \Rightarrow$  coupling capacitor

$C_s \Rightarrow$  bypass capacitor

$V_{in} \Rightarrow$  i/p voltage



$V_{out} \Rightarrow$  o/p voltage =  $V_D$

$$V_D = V_{DD} - I_D R_D$$

$\Rightarrow$  During +ve half cycle of o/p,  $V_{GS}$  increases  
 $\therefore I_D$  also increases. Hence  $V_D$  decreases

$\Rightarrow$  During -ve half cycle of o/p,  $V_{GS}$  decreases  
 $\therefore I_D$  also decreases. Hence  $V_D$  increases.

In common-source JFET amplifier, there exist a phase shift of  $180^\circ$  b/w o/p & o/p



For drawing ac-equivalent circuit:  
 ① gnd all DC sources  
 ② sc the capacitors  
 ③  $R_B$ ,  $r_d$ ,  $R_D$ ,  $R_L$  are grounded.

Voltage Gain :

$$V_{out} = I_d (r_d \parallel R_D \parallel R_L)$$

$$I_d = -g_m V_{GS}$$



$$V_{out} = -g_m V_{GS} (r_d \parallel R_D \parallel R_L)$$

$$A_V = \frac{V_{out}}{V_{in}} = \frac{-g_m V_{GS}}{\sqrt{V_{in}}} (r_d \parallel R_D \parallel R_L)$$

$$A_V = \underline{-g_m (r_d \parallel R_D \parallel R_L)}$$

Usually  $r_d \gg R_D$  &  $R_L$

$$\therefore A_V = \underline{-g_m (R_D \parallel R_L)}$$

Common Drain JFET Amplifiers

$C_1, C_2 \Rightarrow$  Coupling capacitors

$R_1, R_2 \Rightarrow$  biasing resistors (potential dividers)

No bypass capacitors are used.

$V_s \Rightarrow$  o/p voltage

$$V_s = V_{G_1} + V_{ds}$$

$\Rightarrow$  During +ve half cycle of o/p,  $V_s$  is high

$\Rightarrow$  During -ve half cycle of o/p,  $V_s$  is low

- \* Because the o/p voltage at FET source terminal follows variations in signal voltage applied to gate, the common drain circuit is also called

Source Followers

### Explanation

The source voltage

$$V_s = V_{G_s} + V_{g_s} \text{ when}$$

a signal is applied to FET

gate through  $C_1$ ,  $V_{g_s}$

increases or decreases

as the i/p signal goes  $+V_C$

&  $-V_C$  respectively.  $V_{G_s}$  is constant.

$\Rightarrow$  when  $V_{in} \uparrow$   $V_{g_s} \uparrow$  &  $V_s \uparrow$

$\Rightarrow$  when  $V_{in} \downarrow$   $V_{g_s} \downarrow$  &  $V_s \downarrow$

$V_s$  is the output voltage.

The o/p voltage  $V_s$  follows the i/p,  $\therefore$  it is called Source Follower.

$$A_V = \frac{\text{Voltage gain}}{V_{out}} = \frac{V_{out}}{V_{in}}$$

$$V_{out} = I_d (r_d \parallel R_s \parallel R_L) = g_m V_{g_s} (r_d \parallel R_s \parallel R_L)$$


$$V_{in} = V_{g_s} + V_{out} = V_{g_s} + g_m V_{g_s} (r_d \parallel R_s \parallel R_L)$$

$$= V_{g_s} (1 + g_m (r_d \parallel R_s \parallel R_L))$$

$$A_V = \frac{V_{out}}{V_{in}} = \frac{g_m V_{g_s} (r_d \parallel R_s \parallel R_L)}{V_{g_s} (1 + g_m (r_d \parallel R_s \parallel R_L))} = \frac{g_m (r_d \parallel R_s \parallel R_L)}{1 + g_m (r_d \parallel R_s \parallel R_L)}$$

usually  $r_d \gg R_s \parallel R_L$

$$A_V = \frac{g_m (R_s \parallel R_L)}{1 + g_m (R_s \parallel R_L)}$$



$$V_{g_s} - V_s + V_{G_s} = 0$$

$$V_s = V_{G_s} + V_{g_s}$$

$$\therefore$$

$$V_{in}$$

$$V_{out}$$

$$V_{g_s}$$

$$V_s$$

$$V_{G_s}$$

$$V_{out}$$


$$V_{in}$$

$$V_{g_s}$$

Module 3R-C Coupled Amplifier

A two stage R-C coupled amplifier using N-P-N transistors in CE configuration is shown.


- \* 2 transistors are identical & use a common power supply  $V_{CC}$ .
- \*  $R_1, R_2$  &  $R_E$  form biasing & stabilization across  $R_C$  of first stage is coupled to the base of second stage through  $C_C$  (coupling capacitor).
- \* The signal developed across  $R_C$  of first stage is coupled to the base of second stage through  $C_C$  coupling capacitor.
- \*  $C_E$  (emitter bypass capacitor) offers low reactance path.



either ac signal is applied to the base  
 First amplifier, it appears in the amplified form  
 across collector load  $R_C$ . The amplified signal dev. no  
 across  $R_C$  is transmitted to the base of next stage  
 of amplifier through  $C_2$ . This is further amplified by  
 next stage & so on. Thus the cascade stages  
 amplify the signal & overall gain is increased.  
 The phase of o/p is same as that of i/p.


importance  
 due to  
 junction  
 diodes

### Frequency Response Curve



→ In mid Frequency range ( $50\text{ Hz} - 20\text{ kHz}$ ), the voltage gain of amplifier is constant. With the increase in Frequency in this range, the reactance of  $C_C$  reduces thereby increasing the gain but at the same time lower capacitive reactance causes higher loading resulting in lower voltage gain. Thus the two effects cancel each other & uniform gain is obtained.

The important factor that comes in high Frequency is the interelectrode capacitances. These capacitances are due to formation of depletion layers at the junction. The interelectrode capacitance is shown,



At high Frequency the reactance of  $C_{bc}$ ,  $C_{ce}$  &  $C_{be}$  will be very low.

⇒ Reactance of  $C_{bc} = 0$  (S.C)

O/p will be feed back to i/p (negative feedback) so gain is reduced. This effect is called Miller Effect

⇒ Reactance of  $C_{bc} = 0$  (S.C)

It offers a low impedance path to o/p signal & gain is reduced

⇒ Reactance of  $C_{ce} = 0$  (S.C)

It cause shunting effect at o/p & gain reduces.

Consider a 4 stage R.C coupled amplifier


Let  $A_1$  = gain of 1<sup>st</sup> stage

$R_2$  = . . . 2<sup>nd</sup> .

$R_3$  = . . . 3<sup>rd</sup> .

$R_4$  = . . . 4<sup>th</sup> "

$A_o$  = Overall gain



In ideal condition

$$A = A_1 A_2 A_3 A_4$$

but Practically  $A < A_1 A_2 A_3 A_4$

because of loading effect.

$A_2$  act as load of  $A_1$   
 $A_3$  " " "  
 $A_4$  act as load of  $A_3$

Advantages: Excellent freq. response  
 cheaper  
 compact

Disadvantages: Poor impedance matching

Application: It is widely used as voltage amplifier,  
 because of poor impedance matching this  
 type of coupling is not employed in  
 final stages.

At low frequencies ( $f$  below 50 Hz) higher capacitive reactance of  $C_C$  allows very small part of signal to pass from one stage to next & also because of higher reactance of  $C_E$ , the emitter resistor  $R_E$  is not effectively shunted. Thus voltage gain falls off at low frequencies.

→ At high frequencies ( $f$  exceeding 20 kHz) - the gain of the amplifier decreases with the increase in frequency. Several factors are responsible for this reduction in gain. At high frequencies, the reactance of  $C_C$  becomes very small &  $C_C$  behaves as short-circuit. This increases the loading of next stage & reduces the voltage gain. At high frequencies, capacitive reactance of base-emitter junction is low & so the base current is increased & current gain factor  $\beta$  is reduced. At high frequencies, the interelectrode capacitance  $C_{BE}$  connects the o/p ckt to i/p ckt. Thus negative feedback takes place & gain is reduced.


$$X_C = \frac{1}{2\pi f C}$$

7)

operation: The weak signal is applied to the base of the transistor. Due to transistor action, an amplified output is obtained across the collector load  $R_{C1}$  of the first transistor. The amplified signal developed across  $R_{C1}$  is supplied to the base of next transistor. This is further amplified by next stage & so on.

### Frequency Response

It has no coupling & bypass capacitor to cause a drop at low frequency. The Frequency response curve is flat upto upper cut-off frequency  $f_2$ . Above this gain decreases due to inter-electrode capacitance of device.




③

Merits: Cheap,  
can amplify very low frequency signal.

Demerits: can't amplify high frequency signal  
it has poor temp. stability

## Transformer Coupled Transistor Amplifier




19) operation : When the input ac signal is applied base of first transistor through step-up transformer, it gets amplified & appears across the primary coupling transformer. The voltage developed across the primary is transferred to the i/p of next stage. The second stage further amplifies in an exactly similar way & so on.

### Ckt description

⇒ It is noted that step-up transformer is connected in input section, to increase the voltage level at input, so that i/p transistor can handle it. If the i/p voltage is sufficient to turn on BJT - no need to use i/p step up transformer.

⇒ The amplified o/p of first stage appears across the 1<sup>o</sup> windg of step-down transformer (which is used for coupling). This voltage is step-down to appropriate voltage & is given as i/p of 2<sup>nd</sup> stage. The step down transformers are used for coupling because 1) To adjust or reduce the o/p of 1<sup>st</sup> stage to a proper value so that next stage can be easily handled

2) For impedance matching.



primary  
resistor  
across  
load  
The  
voltage  
across  
primary  
is

Impedance matching means, either we cascade different stages the o/p imp. of a stage should match with i/p. imp. of next stage.  
We can achieve this impedance matching by step-down transformers by adjusting its turn's ratio.  
Maximum power is transferred if  $Z_{out} = Z_{in}$   
Maximum power transfer theorem

### Frequency Response.


The Frequency response of coupled amplifier is very poor.

The o/p voltage =  $I_C \times X_L$ .

⇒ At low  $f_{c_2}$ ,  $X_L = 2\pi f L = \text{low}$ , so o/p is low & gain is reduced.

⇒ At high  $f_{c_2}$ , the winding inter capacitance's effect comes, & so gain is reduced.

But at resonance condition the gain will be maximum




Advantages: ① low dc resistance at collector  
② best impedance matching  
③ coupling is effective

Disadvantages: ① poor frequency response.  
② bulky & costly.

Applications: It is used for amplifying low  
freq. signal. It is used for radio  
frequency ( $20 \text{ kHz} \leftarrow$ ) amplifier.

## Power Amplifier Stages

Power amplifier is meant to amplify a weak signal until sufficient power is available to operate an output device such as a loudspeaker, a solenoid or a relay. Power amplifiers, to provide the desired power amplification, has generally 3 stages



### 1) Voltage Amplification Stage

⇒ For raising the level of weak i/p signal, it is amplified in two or more stages, R-C coupling is usually employed.

### 2) Driver Stage


⇒ The stage that precedes the o/p stage is called the driver stage. The driver stage renders power amplification.

### 3) Output Stage

⇒ The o/p stage essentially consists of a power amplifier & is meant for transferring maximum power to o/p device.

## Class A power amplifier

A class A power amplifier is defined as a power amplifier in which o/p current flows for the full cycle ( $360^\circ$ ) of the i/p signal. In other words, the transistor remains forward biased throughout the i/p cycle.




- ⇒ o/p current flows for entire  $360^\circ$  of i/p cycle
- ⇒ transistor remains forward biased throughout out i/p cycle
- ⇒ The Q-pt is located at middle of load line
- ⇒ o/p contains less distortion.

Two types of Class A power amplifiers.

- 1) Series Fed class A power amplifier
- 2) Transformer coupled class A power amplifier

## across Peed class B power amplifier

The load resistance  $R_C$  is connected in series with the transistor's o/p. The o/p signal used is in the range of Volts & the transistor used is power transistors.



input power from the supply

$$P_{in \text{ (dc)}} = V_{cc} \cdot I_{CQ}$$

this power is used in the following components

- ① Power dissipated across collector

$$P_{AC} = I_{CQ}^2 R_C$$

- ② Power to transistor

$$P_B = P_{in \text{ (dc)}} - P_{AC}$$

$$= V_{cc} I_{CQ} - I_{CQ}^2 R_C$$

The power given to transistor is used for developing the o/p.

$$P_{out \text{ (ac)}} = V_{CE} \cdot I_C$$

$V_{CE}$   $\Rightarrow$  rms value of collector voltage

$I_C$   $\Rightarrow$  rms value of collector current

$$= \frac{1}{2\sqrt{2}} I_C \text{ (CP-P)} \times \frac{1}{2\sqrt{2}} V_{CE} \text{ (P-P)}$$

$$= \frac{I_C \text{ (P-P)} \cdot V_{CE} \text{ (P-P)}}{8}$$

$$\eta = \frac{R_C \text{ power delivered to the load}}{\text{dc i/p power } P_{in \text{ (dc)}}}$$

$$\text{V}_{CE(\text{P-P})} = \frac{V_{CC}}{R_C}$$

$$\text{V}_{CE(\text{P-P})} = V_{CC}$$

$$R_C \text{ OIP} = \frac{\frac{V_{CC}}{R_C} \cdot V_{CC}}{8} = \frac{V_{CC}^2}{8R_C}$$

$$2 = \frac{V_{CC}^2 / 8R_C}{V_{CC}^2 / 2R_C} = 2/8 = 0.25 \text{ or } 25\%$$

$$\text{Collector efficiency } \eta = \frac{P_{out(CAC)}}{P_{bias(CDC)}}$$

$$P_{bias(CDC)} = V_{CC} I_{CQ} - I_{CQ}^2 R_C$$



$$= V_{CC} \cdot \frac{V_{CC}}{2R_C} - \frac{V_{CC}^2}{4R_C^2} R_C$$

$$= \frac{V_{CC}^2}{2R_C} - \frac{V_{CC}^2}{4R_C} \Rightarrow \frac{2V_{CC}}{4R_C} - \frac{V_{CC}^2}{4R_C} \Rightarrow \frac{V_{CC}^2}{4R_C}$$

$$\text{When (3 collector)} = \frac{\frac{V_{CC}^2}{8R_C}}{\frac{V_{CC}^2}{4R_C}} = 4/8 = 50\%$$

## ② Transformer Coupled Class A power Amplifier

In series Fed class A power amp, the collector resistor caused large wastage of power. In order to avoid this wastage of power we are using the transformer coupled power amplifiers.



In DC winding resistance determines the DC load line, this is quite small. DC load line is a straight line passing from  $V_{cc}$ .

$I_c$  changes from 0 to  $2I_{cQ}$

$V_{ce}$  changes from 0 to  $2V_{ce}$ .

In ideal transformer, there is no voltage drop in primary so

$$V_{cc} = V_{ceQ}$$

$$\text{So } P_{dc} = P_{in \text{ (dc)}} = V_{cc} \cdot I_{cQ}$$

Overall efficiency = collector efficiency

$$\frac{P_{out \text{ (ac)}}}{P_{dc}} = \frac{P_{out \text{ (ac)}}}{V_{cc} \cdot I_{cQ}}$$

$$P_{out \text{ (ac)}} = V_{ce \text{ rms}} \cdot I_{ce \text{ rms}}$$

$$= \frac{1}{2\sqrt{2}} [V_{ce \text{ (max)}} - V_{ce \text{ (min)}}] \times \frac{1}{2\sqrt{2}} [I_{c \text{ (max)}} - I_{c \text{ (min)}}]$$

$$= \frac{1}{2\sqrt{2}} [2V_{cc}] \times \frac{1}{2\sqrt{2}} 2I_{cQ}$$


$$= \frac{V_{cc}}{\sqrt{2}} \times \frac{I_{cQ}}{\sqrt{2}} = \frac{V_{cc} I_{cQ}}{2}$$

$$2 = \frac{P_{out \text{ (ac)}}}{P_{in \text{ (dc)}}} = \frac{V_{cc} I_{cQ}/2}{V_{cc} \times I_{cQ}} = \underline{\underline{50 \%}}$$

## Class-B Power Amplifier

The transistor is so biased that the zero signal collector current is zero. The Q-pt is set at the cut off region. It remains forward biased for only one half cycle of the ac signal. It's conduction angle is  $180^\circ$ .

During the half cycle of ac signal, the crt is forward biased & the collector current flows. On the other hand - during -ve half cycle of ac signal, the crt is reverse biased & no current flows.



$$P_{in \text{ dc}} = V_{cc} I_{dc}$$

$I_{dc} \Rightarrow$  avg current taken from supply during ON condition

$$I_{dc} = \frac{1}{2\pi} \int_0^{\pi} I_{c(\max)} \sin \theta d\theta$$

$$= \frac{I_{c(\max)}}{2\pi} [-\cos \theta]_0^{\pi} = \frac{I_{c(\max)}}{\pi}$$

$$P_{in\ (dc)} = \frac{V_{cc} I_{cc\ (max)}}{\pi}$$

$$P_{out\ (ac)} = \frac{1}{2} (V_{rms} \times I_{rms})$$

o/p flows only one half cycle

$$V_{rms} = \frac{V_m}{\sqrt{2}} ; I_{rms} = \frac{I_{cc\ (max)}}{\sqrt{2}}$$


$$P_{out\ (ac)} = \frac{1}{2} \left[ \frac{V_{cc}}{\sqrt{2}} \cdot \frac{I_{cc\ (max)}}{\sqrt{2}} \right] = \frac{V_{cc} \cdot I_{cc\ (max)}}{4}$$

$$\eta = \frac{P_{out\ (ac)}}{P_{in\ (dc)}} = \frac{\frac{V_{cc} \cdot I_{cc\ (max)}}{4}}{\frac{V_{cc} \cdot I_{cc\ (max)}}{\pi}} = \frac{\pi}{4} = 78.5\%$$

### Class AB power amplifiers


In class AB power amplifiers the biasing Ckt is so adjusted that the Q-pt lies nearer to cut-off region. During a small portion of -ve half cycle & for complete +ve half cycle, the txr remains forward biased & the o/p flows.

During a small portion of -ve half cycle the txr is reverse biased & no current flows through Ckt.



### Class C power amplifier

It is biased to operate for less than  $180^\circ$  of ac signal




### Harmonic Distortion

It is due to the non-linearity of txr. It increases as we go from class A to class C. When non-linear distortion is present, the o/p waveform contains components of frequencies which are harmonics of i/p signal frequency.

### Cross Over distortion


In silicon txr, at least 0.6V is required for conduction. In push pull amplifiers, the forward bias is produced by the i/p & both of the txr will be in off condition, when the i/p is less than ±0.5V. This introduces the crossover distortion in the o/p.



## Feed Back Amplifiers

The voltage gain, i/p impedance, o/p impedance, B.W etc are some of the important characteristic of an amplifier. These parameters can be controlled by using the F.b technique.

Process of combining a fraction of o/p back to the i/p is called the Feedback; when the F.b voltage is applied in phase with the i/p signal, it is called positive or regenerative F.b. When the F.b signal is applied in phase opposite to the i/p signal is called negative or degenerative F.b.



$A \Rightarrow$  gain of open-loop  
 $B \Rightarrow$  Feedback ratio  
 $V_f \Rightarrow$  Feedback Voltage  
 $V_s \Rightarrow$  i/p signal  
 $AB \Rightarrow$  Feedback Factor

$$\text{For positive F.b} ; V_{in} = V_s + V_f$$

$$\text{negative F.b} ; V_{in} = V_s - V_f$$

$$\text{Gain of openloop amplifier } A = \frac{V_{out}}{\underline{V_{in}}}$$

$$\text{the f.b factor } \beta = \frac{V_f}{V_{out}}$$

$$\text{then } V_f = \beta V_{out}$$

$$\text{For negative Feedback, } V_{in} = V_s - V_f$$

$$V_{in} = V_s - \beta V_{out}$$

Types of  
①

$$\text{then } V_{out} = A V_{in}$$

$$= A [V_s - \beta V_{out}]$$

$$V_{out} = A V_s - A \beta V_{out}$$

$$V_{out} [1 + A\beta] = A V_s$$

$$\text{then the overall voltage gain} = \frac{V_{out}}{V_s}$$


$$\text{From the above equation } \frac{V_{out}}{V_s} = \frac{A}{1 + A\beta}$$

$$\text{Overall Voltage gain (-ve f.b)} = \frac{A}{1 + A\beta}$$


$$\text{Overall Voltage gain (+ve f.b)} = \frac{A}{1 - A\beta}$$

## Types of Feedback Connection

a) Voltage series feedback



b) Voltage shunt Feedback



## Advantages of Negative Feedback

There are numerous advantages of negative feedback.

### ① Gain stability

If we are using negative fb, the gain of amplifiers is

$$A_f = \frac{A}{1+AB}$$

$$\text{if } AB \gg 1; A_f = \beta$$

The overall gain of amplifier is independent of the internal gain & depends only on  $\beta$ .

$\beta$  in turn depends on the passive elements such as resistors.

### ② Reduced Noise

The noise voltage in the amplifier is reduced by the Factor  $(1+AB)$  when the negative fb is used

### ③ Increased B.W

The gain - B.W Product is const.

$$A \times B.W = \text{Constant}$$

if the -ve  $P_b$  is used, the gain is reduced  
so B.W is improved.

④ Increased the i/p impedance

The i/p imp. of amplifier is increased by  
 $(1 + A_B)$


⑤ Reduced the o/p impedance

The o/p impedance of amplifier with negative  $P_b$  is  
reduced by a factor  $(1 + A_B)$

	Voltage Series	Voltage Shunt	Current Series	Current Shunt
Voltage gain	↓	↓	↓	↓
Noise	↓	↓	↓	↓
i/p impedance	↑	↓	↑	↓
o/p impedance	↓	↓	↑	↑
B.W	↑	↑	↑	↑

## Effect of Negative Feedback On input impedance

High input impedance is always desirable in an amplifier  
as it will not load preceding stage



$$I_{in} = \frac{V_{in}}{Z_{in}} = \frac{V_s - V_f}{Z_{in}}$$

$$= \frac{V_s - \beta V_{out}}{Z_{in}} = \frac{V_s - \beta A V_{in}}{Z_{in}}$$

$$I_{in} Z_{in} = V_s - \beta A V_{in}$$

$$\Rightarrow V_s = I_{in} Z_{in} + A \beta V_{in}$$

$$\begin{aligned} &= I_{in} Z_{in} + A \beta I_{in} Z_{in} \\ &= Z_{in} [I_{in}] \{ 1 + A \beta \} \end{aligned}$$

$$\frac{V_s}{I_{in}} = Z_{in} (1 + A \beta)$$

$$\underline{Z_{in} = Z_{in} (1 + A \beta)} \Rightarrow \text{Thus input impedance is increased by } (1 + A \beta)$$

## Effect of Negative Feedback on Output Impedance

The o/p impedance should be low.

$$V_{out} = I_{out} Z_{out} + A V_{in}$$

$$V_{in} = -V_F$$

$$= I_{out} Z_{out} - A V_F$$

$$= I_{out} Z_{out} - A(B V_{out})$$

$$V_{out} + AB V_{out} = I_{out} Z_{out}$$

$$V_{out} (1 + AB) = I_{out} Z_{out}$$

$$\frac{V_{out}}{I_{out}} = Z_{out} \beta = \frac{Z_{out}}{(1 + AB)} \Rightarrow \text{o/p impedance is reduced by a factor } (1 + AB)$$

## Effect of negative feedback on Bandwidth

The lower cut-off frequency is reduced & upper cut-off frequency is increased. Thus band-width is increased. The gain is reduced but it remains stable.

$$\text{B.W with Feedback} = (1 + AB) \text{ B.W without feedback}$$

~~Impedance~~  
amplifier has an o/p impedance of  $1\text{ k}\Omega$  & o/p  $\text{imp}$   
 $10\text{ k}\Omega$  & a voltage gain of 10,000. If a negative  
 feedback of  $\beta = 0.02$  is applied to it, determine  
 the i/p & o/p impedances of amplifier.

Open loop gain,  $A = 10,000$

$$\beta = 0.02$$

$$Z_{in} = 1\text{ k}\Omega$$

$$Z_{out} = 10\text{ k}\Omega$$

$$Z_{in\beta} = (1 + AB) Z_{in}$$

$$= (1 + 10,000 \times 0.02) 1 \times 10^3$$

$$= \underline{\underline{201\text{ k}\Omega}}$$

$$Z_{out\beta} = \frac{Z_{out}}{1 + AB} = \frac{10\text{ k}\Omega}{1 + 0.02 \times 10,000}$$

$$= \underline{\underline{49.75\Omega}}$$

2. An amplifier with negative feedback has a voltage gain of 100. It is found that without feedback an i/p signal of 50 mV is required to produce a given o/p, whereas with feedback, the i/p signal must be 0.6 V for same o/p. Calculate  $A$  &  $\beta$ .

$$A_p = 100$$

$$V_{in} = 50\text{ mV}$$

$$V_{out} = ?$$

$$V_{in\beta} = 0.6\text{ V}$$

$$V_{out\beta} = ?$$

$$V_{out} = V_{out\beta}$$

$$A = \frac{V_{out}}{V_{in}} = \frac{V_{out}}{0.05}$$

EEE S<sub>3</sub> Module - III

Analog-D<sub>hao</sub>

$$A_f = \frac{V_{outf}}{V_{inf}} = \frac{V_{outf}}{0.6}$$

$$100 = \frac{V_{outf}}{0.6}$$

$$V_{outf} = 100 \times 0.6 = \underline{\underline{60\text{ V}}}$$

$$V_{outf} = V_{out} = 60$$

$$A = \frac{V_{out}}{V_{in}} = \frac{60}{0.05} = \underline{\underline{1200}}$$


$$A_f = \frac{A}{1+AB}$$

$$100 = \frac{1200}{1+1200 \times \beta}$$

$$\underline{\underline{\beta = 9.16 \times 10^{-3}}}$$

## Shunting Miller's Theorem

During high frequencies, the internal capacitance of amplifier is important. The capacitance  $C_{bc}$  (base & collector) b/w i/p & o/p is shown.



Millers theorem states that the capacitance  $C$  appears as the capacitance from i/p to ground.

$$C_{in \text{ (Miller)}} = C(Rv + 1)$$

It also states that the ' $C$ ' appears as the capacitance from o/p to ground.

$$C_{out \text{ (Miller)}} = C \left( \frac{Rv + 1}{Av} \right)$$

## Gain · Bandwidth Product

The product of voltage gain & bandwidth  
is always constant.

$$B \cdot \omega = P_{cu} - P_{cl}$$

$P_{cu} \Rightarrow$  upper cutoff Frequency

$P_{cl} \Rightarrow$  lower cutoff Frequency

The Frequency at which the amplifier gain is 1  
is called unity gain Frequency  $P_T$ .


$$P_T = A_v \cdot B \cdot \omega$$

$A_v \Rightarrow$  midrange voltage gain.

(  
1  
32  
2  
35  
4  
6  
17  
11  
21  
33  
28  
10  
37  
18  
45  
+1  
29

## Oscillators

Oscillator is a device used to generate oscillations without providing any input signals.



### ① RC oscillators

a) RC Phase Shift Oscillator

b) Wien Bridge Oscillator

### ② LC oscillators

a) Hartley Oscillator

b) Colpits Oscillator

### ③ Crystal Oscillators

## ④ RC-oscillators

### a) RC-phase Shift Oscillator


Barkhausen Criterion  $\Rightarrow$  Basic principle behind working of all oscillators.

$$|AB| \geq 1$$

$A$  = gain of amplifier


$B$  = feedback factor

2) Phase shift  $\Rightarrow 0^\circ$  or  $360^\circ$



The circuit is set into oscillations by any random or variation caused in the base current, that may be either due to noise inherent in the transistor. This variation in base current is amplified in collector chkt. The o/p of the amplifier is supplied to an R-C feedback n/w. The RC - n/w produces a phase shift of  $180^\circ$  b/w o/p & i/p voltages. Since CE amplifier produces a phase reversal of  $180^\circ$  signal, total phase shift becomes  $0^\circ$  or  $360^\circ$ . The o/p of this n/w is thus in same phase as that of i/p.

The equivalent chkt is shown



$$-RCI_1 - \frac{1}{j\omega C}I_1 - RCI_2 - I_2 = hfe I_b R_c = 0$$

$$+I_1(R_c + \frac{1}{j\omega C} + R) - RI_2 + hfe I_b R_c = 0$$

Applying Kirchhoff's voltage law

$$\left\{ R + R_C + \frac{1}{j\omega C} \right\} I_1 - RI_2 + h_{FE} I_b R_C = 0 \quad \text{--- (1)}$$

$$-RI_1 + \left\{ 2R + \frac{1}{j\omega C} \right\} I_2 - RI_b = 0 \quad \text{--- (2)}$$

$$0 - RI_2 + \left\{ 2R + \frac{1}{j\omega C} \right\} I_b = 0 \quad \text{--- (3)}$$

$$\begin{vmatrix} R + R_C + \frac{1}{j\omega C} & -R & h_{FE} R_C \\ -R & 2R - jX_C & -R \\ 0 & -R & 2R - jX_C \end{vmatrix} = 0$$

$$\begin{vmatrix} R + R_C - jX_C & -R & h_{FE} R_C \\ -R & 2R - jX_C & -R \\ 0 & -R & 2R - jX_C \end{vmatrix} = 0$$

$$R + R_C - jX_C \left\{ (2R - jX_C)^2 - R^2 \right\} + R \left\{ -R(2R - jX_C) \right\} + h_{FE} R_C R^2 = 0$$

Equating imaginary components

$$6R^2 X_C + 4RR_C X_C - X_C^3 = 0$$

$$\text{or } X_C = \sqrt{6R^2 + 4RR_C}$$

$$2\pi f_C = \frac{1}{\sqrt{6R^2 + 4RR_C}}$$


$$f = \frac{1}{2\pi C \sqrt{6R^2 + 4RR_C}}$$

$$f = \frac{1}{2\pi RC \sqrt{\frac{6}{R} + \frac{4R_C}{R}}}$$

if  $R = R_C$ , then

$$\underline{f = \frac{1}{2\pi R C \sqrt{10}}}$$

### ⑥ Wien Bridge Oscillator



The Ckt  
it is essential  
R-C bridge  
employ

The Ckt diagram of Wien bridge oscillator is shown. It is essentially a two stage amplifier with R-C bridge (Wien bridge) ckt. If Wien bridge is not employed o/p of  $Q_2$  is fed back directly to  $Q_1$  - this direct coupling will result in poor frequency stability. Thus by employing Wien bridge P.b n/w Frequency stability is increased.

$R_1$  is in series with  $C_1$ ,  $R_3$ ,  $R_4$  &  $R_2$  parallel with  $C_2$  forms 4 arms.

The bridge is balanced only when

$$R_3 \left[ \frac{R_2}{1 + j\omega C_2 R_2} \right] = R_4 \left( R_1 - \frac{j}{\omega C_1} \right)$$

or

$$R_2 R_3 = R_4 (1 + j\omega C_2 R_2) (R_1 - j/\omega C_1)$$

$$R_2 R_3 - R_4 R_1 - \frac{C_2}{C_1} R_2 R_4 + \frac{j R_4}{\omega C_1} - j \omega C_2 R_2 R_1 R_4 = 0$$

Separating real & imaginary terms

$$R_2 R_3 - R_4 R_1 - \frac{C_2}{C_1} R_2 R_4 = 0$$

or  $\frac{C_2}{C_1} = \frac{R_3}{R_4} - \frac{R_1}{R_2}$

2  $\frac{R_4}{\omega C_1} - \omega C_2 R_2 R_1 R_4 = 0$

or  $\omega^2 = \frac{1}{C_1 C_2 R_1 R_2}$

on

$$\omega = \frac{1}{\sqrt{C_1 C_2 R_1 R_2}}$$


$$f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

if  $C_1 = C_2 = C$  &  $R_1 = R_2 = R$ , then

$$f = \frac{1}{2\pi C R} \quad \& \quad R_3 = 2 R_4$$

Thus in bridge circuit o/p will be in phase with i/p, only when bridge is balanced. So this bridge circuit can be used as feedback network for an oscillator, provided that the phase shift through amplifiers is zero.


The o/p of second stage is supplied back to P.b n/w & voltage across parallel combination  $R_2 C_2$  is fed to i/p of first stage.  $Q_1$  act as oscillator & amplifier,  $Q_2$  act as inverter to cause a phase shift of  $180^\circ$ .



## L-C oscillators

LC oscillators are used for high frequency generation. Hartley & Colpitts oscillators are two practically used LC oscillators.

The basic component of two L-C oscillators is a tank circuit.




The tank circuit consists of an inductive coil having inductance 'L' connected in parallel with a capacitor having capacitance 'C'. The frequency of oscillation depends on the value of  $LC$ .

If the switch is in position 'a', the current flows through capacitor. The capacitor begins to charge. It stores energy in the form of electrostatic. Thus there is electrostatic energy around the capacitor. When the capacitor is fully charged, it begins to discharge, i.e., switch will be in position 'b'.

Then current begins to flow (as the capacitor discharged) through inductor. The inductor now stores energy in the form of magnetic field.

Thus in tank circuit the electrostatic energy converted into magnetic field energy & vice versa. [ ~~vice versa~~ ]  
This will create oscillations.

### Colpitt's Oscillator



oscillator circuit has an amplifier & a tank circuit.  
 ac tank circuit has two capacitors  $C_1 - C_2$  in parallel  
 with an inductor  $L$ . The o/p of tank circuit is fed back  
 to i/p through coupling capacitor. Transistor itself  
 produces a phase shift of  $180^\circ$  & another phase shift of  
 $180^\circ$  is provided by capacitive feed back. Thus a total  
 phase shift of  $360^\circ$  is obtained.

When  $V_{cc}$  is given,  $C_1$  &  $C_2$  are charged. These  
 $C_1$  &  $C_2$  discharge through  $L$ , setting up oscillations of

Frequency  $f = \frac{1}{2\pi} \sqrt{\frac{1}{LC_1} + \frac{1}{LC_2}}$ . The oscillations across  $C_2$  are

applied to amplifier section.

$$\beta = \frac{C_1}{C_2}$$


Minimum gain to sustain oscillation,  $A_{min} = \frac{1}{\beta}$ .

## Hartley Oscillator

Hartley Oscillator circuit is similar to Colpitts, except that phase shift network consists of two inductors  $L_1$  &  $L_2$  & capacitor  $C$ , instead of two capacitors & one inductor. The operation of circuit is similar to Colpitt's Oscillator.

### Frequency of Oscillation

$$f = \frac{1}{2\pi \sqrt{[C(L_1 + L_2 + 2M)]}}$$




Q8) Derivation of Oscillator Frequency of  
Colpitts & Hartley Oscillators

(10 marks)

The hybrid equivalent model is drawn with following assumptions.

- \*  $h_{re}$  is small,  $\therefore h_{re}V_{out}$  is negligible.
- \*  $h_{oe}$  is small,  $\therefore \frac{1}{h_{oe}}$  is omitted



The load impedance b/w o/p terminals

$$Z_L = Z_1 \parallel [Z_3 + (Z_2 \parallel h_{ie})]$$

$$= Z_1 \parallel \left[ Z_3 + \frac{Z_2 h_{ie}}{Z_2 + h_{ie}} \right]$$

$$= Z_1 \parallel \left[ Z_3(Z_2 + h_{ie}) + Z_2 h_{ie} \right] \frac{1}{Z_2 + h_{ie}}$$

$$= Z_1 \parallel \left[ h_{ie}(Z_2 + Z_3) + Z_2 Z_3 \right] \frac{1}{Z_2 + h_{ie}}$$

$$\frac{1}{Z_L} = \frac{1}{Z_1} + \frac{z_2 + h_{ie}}{h_{ie}(z_2 + z_3) + z_2 z_3}$$

$$= \frac{h_{ie}(z_1 + z_2 + z_3) + z_1 z_2 + z_2 z_3}{z_1 [h_{ie}(z_2 + z_3) + z_2 z_3]}$$

or

$$Z_L = \frac{z_1 [h_{ie}(z_2 + z_3) + z_2 z_3]}{h_{ie}(z_1 + z_2 + z_3) + z_1 z_2 + z_2 z_3} \quad \text{--- (2)}$$

$$I = o/p current$$

$$V_{out} = I \left[ z_3 + \frac{z_2 h_{ie}}{z_2 + h_{ie}} \right]$$

$$= I \left[ \frac{h_{ie}(z_2 + z_3) + z_2 z_3}{z_2 + h_{ie}} \right]$$

$$V_f = \left[ \frac{z_2 h_{ie}}{z_2 + h_{ie}} \right] I$$

$$\beta = \frac{V_f}{V_{out}} = \frac{z_2 h_{ie}}{h_{ie}(z_2 + z_3) + z_2 z_3}$$

$$\text{For oscillators } A\beta = 1$$

$$A \text{ for CE amplifier} = \frac{-h_{fe}}{h_{ie}} Z_L$$

$$A\beta = 1$$

$$\Rightarrow \frac{-h_{fe}}{h_{ie}} Z_L \times \frac{z_2 h_{ie}}{h_{ie}(z_2 + z_3) + z_2 z_3} = 1 \quad \text{--- (1)}$$

Substitute the value of  $z_L$  in (2) in (1) &  
 & after rearranging we have

$$h_{ic} (z_1 + z_2 + z_3) + z_1 z_2 (1 + h_{fe}) + z_2 z_3 = 0$$

The above is the general equation for LC oscillator

\* For colputts

$$z_1 = \frac{1}{j\omega C_1}, z_2 = \frac{1}{j\omega C_2}, z_3 = j\omega L$$

Substitute  $z_1, z_2$  &  $z_3$  in eqn (2)

$$h_{ic} \left[ \frac{1}{j\omega C_1} + \frac{1}{j\omega C_2} + j\omega L \right] + \frac{1}{j\omega C_1} \cdot \frac{1}{j\omega C_2} (1 + h_{fe}) + \frac{1}{j\omega C_2} \times j\omega L = 0$$

After separating real & imaginary parts

$$\left\{ \begin{array}{l} \frac{1}{j} = -j \\ \end{array} \right.$$

$$-j h_{ic} \left[ \frac{1}{\omega C_1} + \frac{1}{\omega C_2} - \omega L \right] - \frac{1 + h_{fe}}{\omega^2 C_1 C_2} + \frac{L}{C_2} = 0$$

Equating imaginary part to zero

$$h_{ic} \left[ \frac{1}{\omega C_1} + \frac{1}{\omega C_2} - \omega L \right] = 0$$

$$\frac{1}{\omega C_1} + \frac{1}{\omega C_2} = \omega L$$

$$\frac{C_1 + C_2}{\omega C_1 C_2} = \omega L \quad \text{or} \quad \omega^2 = \frac{C_1 + C_2}{L C_1 C_2}$$

$$\omega = \sqrt{\frac{C_1 + C_2}{L C_1 C_2}} = \sqrt{\frac{1}{LC_1} + \frac{1}{LC_2}}$$

$$\text{or } f = \frac{1}{2\pi} \sqrt{\frac{1}{LC_1} + \frac{1}{LC_2}}$$

\* For Hartley

$$Z_1 = j\omega(L_1 + M) \quad Z_2 = j\omega(L_2 + M), \quad Z_3 = \frac{1}{j\omega C}$$

Substitute  $Z_1, Z_2$  &  $Z_3$  in Eqn (2)  
 & equating imaginary parts to zero

$$\text{which } \left[ L_1 + L_2 + 2M - \frac{1}{\omega^2 C} \right] = 0$$

$$L_1 + L_2 + 2M = \frac{1}{\omega^2 C}$$

$$C \omega^2 = \frac{1}{L_1 + L_2 + 2M} \quad , \quad \omega = \frac{1}{\sqrt{C(L_1 + L_2 + 2M)}}$$

$$\omega = 2\pi f$$


$$\therefore f = \frac{\omega}{2\pi} = \frac{1}{2\pi \sqrt{C(L_1 + L_2 + 2M)}}$$

(3)

Crystal Oscillators

(5 marks)

A quartz crystal exhibits a very important property known as piezo-electric effect. When a mechanical pressure is applied across the faces of the crystal, a voltage proportional to mechanical pressure appears across the crystal & vice versa.



The crystal actually behaves as a series RLC circuit in parallel with  $C_m$ . The crystal has two resonant frequencies.

$\Rightarrow$  Series resonance Frequency  $f_s$  at which,  $2\pi f L = \frac{1}{2\pi f C}$   
 & in this case crystal impedance is low.


$$f_s = \frac{1}{2\pi\sqrt{LC}}$$

$\Rightarrow$  Parallel resonance Frequency  $f_p$ , at which crystal impedance is high

$$f_p = \frac{1}{2\pi} \sqrt{\frac{1 + C/C_m}{LC}}$$

To stabilize the frequency of oscillator, a crystal must be operated at either its series or parallel resonant frequency.

Since parallel resonant impedance of crystal is maximum, it is connected in parallel.  $C_1$  &  $C_2$  form a capacitor voltage divider which returns a portion of o/p voltage to the transistor emitter. Capacitor  $C_3$  provides an ac short circuit across  $R_2$  to ensure that the transistor base remains at a fixed voltage level. As the o/p voltage increases positively, the emitter voltage also increases. Since the base voltage is fixed, the base-emitter voltage is reduced. The reduction in  $V_{BE}$  causes collector current  $I_C$  to diminish, & this in turn causes the collector voltage  $V_C$  to increase positively. Thus the circuit is applying its own feedback to a state of oscillation exists.




## Operational Amplifier

The op-amp is a multiterminal device which internally is quite complex. The OP-amp's performance can be completely described by its terminal characteristics & those of external components that are connected to it.

The circuit diagram of op-amp is shown. It has two i/p terminals & one o/p terminal

$-V_i$   $\Rightarrow$  Inverting terminal

$+V_i$   $\Rightarrow$  Non-inverting terminal



Consider the op-amp shown in fig. This op-amp is said to be ideal if it has following characteristics

- ① Open loop voltage gain,  $A_{OL} = \infty$
- ② Input impedance,  $R_i = \infty$
- ③ O/p impedance,  $R_o = 0$
- ④ Bandwidth =  $\infty$
- ⑤ Zero offset i.e.,  $V_o = 0$  when  $V_1 = V_2 = 0$

The op-amp amplifies the diff. i/p  $V_d = V_1 - V_2$ .

## Characteristics of OP-amp.

### ① Common Mode Configuration

In the case of ideal op-amp, when the two i/p's are equal, there is no o/p voltage. In practical case, the o/p voltage depends not only upon the diff signal  $V_d$ , but it also depends upon the avg of i/p signal called the common-mode signal;  $V_c = \frac{V_1 + V_2}{2}$

For the differential amplifier, though the circuit is symmetric, but because of the mismatch, the gain at the o/p w.r.t the positive terminal is slightly different in magnitude to that of negative terminal. So even when the same voltage is applied to both i/p's, the o/p is not zero. The o/p can be expressed as  $V_o = R_1 V_1 + R_2 V_2 - \text{O}$

$$\text{Since, } V_c = \frac{V_1 + V_2}{2} \quad \& \quad V_d = V_1 - V_2$$

$$V_1 = V_c + \frac{V_d}{2}$$

$$V_2 = V_c - \frac{V_d}{2}$$

Substituting  $V_1$  &  $V_2$  in (1)

$$V_o = R_d V_d + R_c V_c$$

$$\text{where } R_d = Y_2 (R_1 - R_2)$$

$$R_c = R_1 + R_2$$

$R_d \Rightarrow$  Voltage gain for diff signal

$R_c \Rightarrow$  Voltage gain for common mode signal.

$$\text{The common mode voltage gain, } R_{cm} = \frac{V_o}{V_1 + V_2}$$

Common Mode Rejection Ratio (CMRR) is defined as ratio of differential voltage gain to common mode voltage gain.

$$\text{CMRR} = \frac{A_d}{A_{cm}}$$

The value of  $A_{cm}$  is very small compared to  $A_d$ .  
 $\therefore$  CMRR is very large.

Higher the value of CMRR, better is the matching b/w 2 i/p's terminals & smaller is the o/p common-mode voltage. Thus it has a better ability to reject common mode voltages such as noise.

If an undesirable signal appears common to both i/p's such as both noise, then the external to which it get rejected depends upon the CMRR.

## ② Large Signal Voltage Gain

Since the op-amp amplifies difference voltage b/w two i/p terminals, the voltage gain of the amplifier is defined as

$$\text{Voltage gain} = \frac{\text{o/p Voltage}}{\text{differential i/p}}$$

$$A = V_o / V_{id}$$

Since the o/p signal amplitude is much larger than i/p, the voltage gain is commonly called large signal voltage gain.

### ③ Slew Rate (SR)

It is defined as the maximum rate of change of o/p voltage per unit of time


$$S.R = \frac{dV_o}{dt} \text{ V/msec} = 2\pi f_m V_m$$

⇒ The SR indicates how rapidly the o/p of an op-amp can change in response to change in i/p Frequency.

⇒ SR is one of the imp. Factor in selecting the op-amp for ac application, particularly at relatively high frequency

$$SR \text{ of } \text{IC741} = 0.5V/\text{Msec}$$


## OP-Amp Configuration



### Open loop configuration

In the open loop configuration of op-amp, there is no connection exists b/w o/p & i/p terminals, i.e. the o/p signal is not feedback in any form as part of i/p signal.

### D) Differential Amplifier




How  $V_1$  &  $V_2$  are applied to +ve & -ve o/p terminals,  
Since the op-amp amplifies the diff b/w two o/p signals,  
the configuration is called differential amplifier

$$\text{o/p Voltage, } V_o = A (V_1 - V_2) = A V_{id}$$

$$\text{Open loop gain, } A = \frac{V_o}{V_{id}} = \frac{V_o}{V_{id}}$$

## ② Inverting Amplifier



Only one i/p is applied i.e., to the inverting i/p terminal.  
The non-inverting i/p terminal is grounded.


$$\text{Since } V_1 = 0 \text{ & } V_2 = V_{in}$$

$$V_o = A (V_1 - V_2) = A (-V_2)$$

$$\underline{V_o = -A V_{in}}$$

The negative sign indicates that o/p voltage is out of phase w.r.t i/p by  $180^\circ$ . Thus in the inverting amplifier the i/p signal is amplified by gain A & is also inverted at o/p  
i.e.,  $A = \frac{-V_o}{V_{in}}$

③ Non-Inverting Amplifiers



Here the i/p is applied to the non-inverting i/p terminal & the inverting terminal is grounded.

$$V_1 = V_{in} \text{ & } V_2 = 0$$

$$V_o = A (V_1 - V_2) = AV_{in}$$

$$A = \frac{V_o}{V_{in}}$$

This means that the o/p voltage is larger than the i/p voltage by gain A & is in phase with the i/p signal.

Disadvantages of Open Loop Configuration


- 1) Gain of amplifier may vary with temp & saturation voltages
- 2) B.W is very small & its almost zero. B.W refers to the range of frequencies over which the gain will remain constant

- ③ Open loop gain of op-amp is very high. So the O/p is either +ve or -ve saturation or switched b/w +ve or -ve saturation voltages. So open loop configuration is not used for linear application.
- ④ Clipping of the o/p may occur if the o/p exceeds the saturation level of op-amp. Only small signals of the order of mV or less, having very low frequency may be amplified without distortion.
- ⑤ Open-loop configuration is usually used for non-linear applications.

### Closed Loop Op-amp Configurations

⇒ there is Pb from o/p to i/p.

#### 1) The Inverting Amplifier



The o/p voltage  $V_o$  is Pb to the inverting i/p terminal through  $R_p - R_1$  r/w, where  $R_p$  is the feedback resistor.

i/p signal  $V_i$  is applied to inverting i/p terminal through  $R_1$  & non-inverting i/p terminal of op-amp is grounded.

For simplicity, assume ideal op-amp

As  $V_{id} = 0$ , node 'a' at ground potential 0

$$I_1 = \frac{V_i}{R_1}$$

Since OP-amp draws no current, all current flowing through  $R_1$ , flows through  $R_f$

$$\underline{V_o = -I_1 R_f = -\frac{V_i R_f}{R_1}}$$

Hence gain of inverting amplifier (closed loop) is

$$\underline{A_{CL} = \frac{V_o}{V_i} = -\frac{R_f}{R_1}}$$

The negative sign indicates a phase shift of  $180^\circ$  b/w  $V_i$  &  $V_o$ .


## ② Non Inverting Amplifiers

Voltage source fb amplifier is also known as non-inverting fb amplifier because it uses fb & the ip signal is applied to non-inverting ip terminal of OP-amp.

As the  $V_{id} = 0$ ,

$$V_i = V_{in}$$


$$V_i = \frac{V_o R_1}{R_1 + R_f}$$



$$\text{Closed loop voltage gain, } A_{CL} = \frac{V_o}{V_{in}} = \frac{R_1 + R_f}{R_1} = 1 + \frac{R_f}{R_1}$$

### ③ Differential Amplifier

This amplifier amplifies the diff b/w two signals



Since the differential voltage at o/p is zero  
'a' & 'b' are at same potential, i.e.  $V_3$

The nodal equation at 'a' is

$$\frac{V_3 - V_2}{R_1} + \frac{V_3 - V_0}{R_2} = 0 \quad \text{--- (1)}$$

The nodal equation at 'b' is

$$\frac{V_3 - V_1}{R_1} + \frac{V_3}{R_2} = 0 \quad \text{--- (2)}$$

$$(1) \Rightarrow \left( \frac{1}{R_1} + \frac{1}{R_2} \right) V_3 - \frac{V_2}{R_1} = \frac{V_0}{R_2} \quad \text{--- (3)}$$

$$(2) \Rightarrow \left( \frac{1}{R_1} + \frac{1}{R_2} \right) V_3 - \frac{V_1}{R_1} = 0 \quad \text{--- (4)}$$

$$(3) - (4) \Rightarrow -\frac{1}{R_1} (V_1 - V_2) = \frac{V_0}{R_2}$$


$$V_0 = \frac{R_2}{R_1} (V_1 - V_2)$$

Such a circuit is very useful  
in detecting very small  
differences in signals.

## Summing Amplifier

Op-amp may be used to design a circuit whose o/p is the sum of several i/p signals. Such a circuit is called summing amplifier or a Summer. The most useful application of op-amp is analog computer. This circuit can be used to add a dc signal or an ac signal. This circuit will produce an o/p voltage which is proportional to or equal to algebraic sum of all i/p voltage & each multiplied by a constant gain factor.

## ② Inverting Summing Amplifiers



The inverting configuration consists of 3 i/p voltages  $V_1, V_2 \& V_3$ , 3 i/p resistors  $R_1, R_2, R_3$  &  $R_F$ . Assuming that the op-amp is ideal one (i.e.,  $A_{OL}=\infty$  &  $R_i=0$  &  $I_B=0$ ). Since the i/p bias current is assumed to be zero there is no voltage drop across  $R_C$  & hence the non-inverting i/p terminal is at ground potential.

The voltage at node 'a' is zero as the non-inverting i/p terminal is grounded. The nodal equation by KCL at node 'a' is

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} + \frac{V_o}{R_F} = 0$$

$$V_o = - \left( \frac{R_F}{R_1} V_1 + \frac{R_F}{R_2} V_2 + \frac{R_F}{R_3} V_3 \right) - C_1$$

### $\Rightarrow$ Summing Amplifier

when  $R_1 = R_2 = R_3 = R$ , eqn (1) becomes

$$V_o = -\frac{R_f}{R} (V_1 + V_2 + V_3)$$

### $\Rightarrow$ Scaling or Weighted Amplifier

when  $R_1 \neq R_2 \neq R_3$

$$V_o = - \left( \frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right)$$

### $\Rightarrow$ Average Circ

Let 'n' be no: of inputs

when  $R_1 = R_2 = R_3 = R$


$$\frac{R_f}{R} = \frac{1}{n}$$


For e.g.: For 3 inputs

$$V_o = \frac{1}{3} (V_1 + V_2 + V_3)$$

### b) Non-Inverting Summing Amplifier

A summer that gives a non-inverted sum is the non inverting summing amplifier.





The nodal equation at node 'a' is

$$\frac{V_1 - V_a}{R_1} + \frac{V_2 - V_a}{R_2} + \frac{V_3 - V_a}{R_3} = 0$$

$$V_a = \frac{\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}$$

The op-amp & two resistors  $R_P$  &  $R$  constitute a non-inverting amplifier with

$$V_o = \left(1 + \frac{R_P}{R}\right) V_a$$

∴ o/p voltage is

$$V_o = \left(1 + \frac{R_P}{R}\right) \frac{\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}$$

which is a non-inverted weighted sum of o/p's

$$\text{Let } R_1 = R_2 = R_3 = R = R_P / 2$$

$$\text{then } V_o = V_1 + V_2 + V_3$$

## Instrumentation Amplifier


Instrumentation amplifiers are used in monitoring & controlling of physical quantities, in the industrial process for the measurement & control of temperature, humidity & light intensity. A transducer can convert one form of energy into another is used to sense & deliver the measured information in the form of electrical quantity.

The major function of an instrumentation amplifier is because amplification of low level o/p. signal of transducer.

Commonly used instrumentation amplifiers are  
 → AD 521, AD 524

### Features

- 1) high gain accuracy
- 2) high CMRR
- 3) high gain stability
- 4) low o/p impedance.



$A_1$  &  $A_2$  are Voltage Followers or buffer stages acting as input stage for each of O/P's  $V_1$  &  $V_2$ .

Let  $\underline{V_1 = V_2} \Rightarrow$  The voltage across  $R$  is zero.  
Since no currents flows through  $R$  &  $R'$ ,  $V_1 = V_1'$  &  $V_2 = V_2'$

If  $\underline{V_1 \neq V_2} \Rightarrow$  Then current flows through  $R$

$$I = \frac{V_1 - V_2}{R}$$

The voltage at node Q

$$V_a = \frac{V_2' R_2}{R_1 + R_2}$$

By superposition theorem  $V_0 = \frac{-R_2}{R_1} V_1' + \left[1 + \frac{R_2}{R_1}\right] \frac{R_2 V_2'}{R_1 + R_2}$

Let  $R_1 \gg R_2$

→ C1

R<sub>p</sub>

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

$$Eqn\ C1) \Rightarrow V_o = \frac{R_2}{R_1} (V_2' - V_1') \rightarrow C2)$$

$$V_1' = V_1 + IR'$$

$$V_2' = V_2 - IR'$$

Substitute  $V_1'$  &  $V_2'$  in Eqn C2)

$$V_o = \frac{R_2}{R_1} [V_2 - V_1 - 2IR'] \rightarrow C3)$$

$$I = \frac{V_1 - V_2}{R} \text{ in Eqn C3)}$$

$$V_o = \frac{R_2}{R_1} [V_2 - V_1 - 2R' \left( \frac{V_1 - V_2}{R} \right)]$$


$$= \frac{R_2}{R_1} \left[ V_2 - V_1 - \frac{2R'}{R} V_1 + \frac{2R'}{R} V_2 \right]$$

---


$$V_o = \frac{R_2}{R_1} \left[ 1 + \frac{2R'}{R} \right] (V_2 - V_1)$$

## Integrator

A circuit in which the o/p voltage waveform is the integral of i/p voltage waveform is the integrator or integrator amplifier.



The nodal equation at node 'N' is

$$\frac{V_i - V_2}{R_1} = C_P \frac{d}{dt} (V_2 - V_o)$$

N  $\Rightarrow$  Virtual ground.

$$\frac{V_i}{R_1} = -C_P \frac{d V_o}{d t}$$



$$\frac{V_i}{R_1} = -C_P \frac{d V_o}{d t}$$

$$\frac{d V_o}{d t} = -\frac{V_i}{R_1 C_P}$$


$$\therefore V_o = -\frac{1}{R_1 C_P} \int V_i dt + C$$

Thus the o/p is  $-1/R_1 C_P$  times the integral of i/p.  
 $R_1 C_P$  = time const.

\* If the i/p is a sine wave, o/p will be cosine




\* If the i/p is a square wave, o/p is a triangular wave



### Practical Integrator

The gain of an integrator at low frequency can be limited to avoid the saturation problem. If the feedback capacitor is shunted by a resistance  $R_P$  as shown. The parallel combination of  $R_P$  &  $C_P$  behaves like a practical capacitor which dissipates power unlike an ideal capacitor. For this reason, this circuit is also called


a lossy integrator. This  $R_P$  limits the low frequency. It provides DC stabilization.



Here  $R_P$  is connected parallel to  $C_P$  i.e., when  $V_i$  falls to zero, only DC offset voltage is present at o/p. DC voltage cannot pass through  $C_P$ . Ckt becomes open loop. So its stability decreases, in order to overcome this,  $R_P$  is provided to have an alternate path. Thus there is an error voltage at o/p to reduce this error volt.

### Differentiator

The ckt in which the o/p waveform is the derivative of the i/p waveform is the differentiator or differentiation amplifier.



Consider the node 'N'  $i_C = i_F$

$$i_C = C_1 \frac{d(V_i - V_2)}{dt}$$

$$i_F = \frac{V_o - V_2}{R_P}$$

$$\left. \begin{array}{l} i_C - i_F - 0 = 0 \\ i_C = i_F \end{array} \right\}$$

$$i_P = V$$

Since ' $V_2$ ' is the virtual ground

$$\frac{C_1 dV_i}{dt} = -\frac{V_o}{R_P}$$


$$V_o = -R_P C_1 \frac{dV_i}{dt}$$

Thus the o/p voltage is  $-R_P C_1$  times derivative of i/p voltage.  
The o/p is  $180^\circ$  out of phase with i/p.

- At high Pcoency a differentiator may become unstable & break into oscillations.
- Also the i/p impedance ( $V_{wc}$ ) decreased with the increase in Pcoency thereby making the ckt sensitive to high Pcoency noise.

### Practical Differentiator Ckt

This ckt will eliminate the problem of stability & high Pcoency noise.




- ⇒ Here as gain increased it will lead to instability  
So a capacitor 'C<sub>P</sub>' is connected.
- ⇒ Inorder to avoid noise disturbance R<sub>I</sub> is connected

$$f_b = \frac{1}{2\pi R_{CI}}$$


The change in gain is caused by R<sub>CI</sub> & R<sub>PCP</sub>.

- ⇒ Thus the gain at high frequency is reduced significantly thereby avoiding the high frequency noise & stability problem.

\* If the s/p sine wave, o/p will be cosine




\* If the s/p square wave, o/p will be spikes




## Comparators

A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at other input.

### Ideal Comparator




### Practical Comparator



Two types of comparators

1) Non Inverting Comparator.



A fixed reference voltage  $V_{ref}$  is applied to the inverting input terminal & a line varying signal ' $V_i$ ' is applied to the non-inverting terminal.



When  $V_i < V_{ref}$ , then  $V_o$  is at  $-V_{sat}$


When  $V_i > V_{ref}$ , then  $V_o$  is at  $+V_{sat}$


Thus op-amp changes from one saturation level to another depending upon the difference b/w  $V_i$  &  $V_{ref}$ . The diodes D<sub>1</sub> & D<sub>2</sub> are connected to protect op-amp from excessive clip voltages.



## ② Inverting Comparators

Here  $V_{ref}$  is applied to (+) eip &  $V_i$  is applied to (-) eip






### Zero Crossing Detector

{ Sinc to square wave converter }

The  $V_{ref}$  is set to zero & 1/p sine wave is applied to (-) 1/p terminal. The op-amp's non-inverting terminal switches b/w  $+V_{sat}$  &  $-V_{sat}$  saturation levels, either  $V_o$  passes through zero in the negative & positive direction respectively. In some applications  $V_i$  may be a slow varying signal consuming more time to cross OV. Thus switching of  $V_o$  b/w saturation voltages takes longer time. Conversely due to noise at the 1/p terminal of op-amp,  $V_o$  may unnecessarily switched b/w  $+V_{sat}$  &  $-V_{sat}$ . Both of these problems can overcome with the use of regenerative or positive feed back in the circuit of Schmitt Trigger.



### Schmitt Trigger or Regenerative Comparator

The basic comparators is used in open loop mode. Since the openloop gain of op-amp is very large, false triggering at o/p can occur even due to small millivolts. When o/p changes slowly as compared to o/p, noise is coupled from o/p of comparator back to o/p. The comparator can be designed with positive Pb to avoid unwanted triggering is called Schmitt Trigger or Regenerative Comparator.

The o/p voltage is applied to (-) o/p terminal & Pb to (+) o/p terminal. The o/p voltage \$V\_i\$ triggers the o/p \$V\_o\$ every time, it exceeds certain voltage levels. These voltages are called upper & lower threshold voltages \$\{V\_{UT}, V\_{LT}\}\$. The diff b/w \$V\_{UT}\$ & \$V\_{LT}\$ is called hysteresis voltage.

$$\Delta V = V_{UT} - V_{LT}$$

Suppose  $V_o = +V_{sat}$ , then voltage at (+) up terminal


$$V_{ref} + \frac{R_2}{R_1+R_2} (V_{sat} - V_{ref}) = V_{LT}$$


The o/p voltage  $V_o$  remains at  $+V_{sat}$  as long as  $V_i < V_{LT}$   
 When  $V_i > V_{LT}$  significantly, then  $V_o$  switched from  $+V_{sat}$  to  $-V_{sat}$   
 & remains at the same level as long as  $V_i > V_{LT}$   
 After  $V_o = -V_{sat}$ , the voltage at (+) o/p terminal is given by

$$V_{ref} - \frac{R_2}{R_1+R_2} (V_{sat} + V_{ref}) = V_{LT}$$

When  $V_i \gtrsim V_{LT}$ ,  $V_o$  switched from  $-V_{sat}$  to  $+V_{sat}$


$$\text{Hysteresis Zerodeth } V_H = V_{LT} - V_{LT} = \frac{2R_2 V_{sat}}{R_1+R_2}$$





connected to +ve & -ve

# Square Wave Generator on Astable Multivibrator Using op-amp




The Fig shows astable multivibrator with o/p of op-amp feedback to (-) u/p terminal. The resistors  $R_1$  &  $R_2$  form a voltage divider n/w & a Relation  $\beta = \frac{R_2}{R_1+R_2}$  of o/p is fed back to u/p.

Let o/p is at  $+V_{sat}$

$\Rightarrow$  then  $C$  charges through  $R$  towards  $+V_{sat}$ .  
The voltage at '+' u/p terminal is at  $+\beta V_{sat}$ .  
charging of ' $C$ ' continues until  $V_c$  is just greater than voltage at (+) u/p terminal.  
When this happens at pt 'b' the o/p switched down to  $-V_{sat}$ .

o/p is now at  $-V_{sat}$

$\Rightarrow$  Then the capacitor ' $C$ ' starts discharging towards  $-V_{sat}$ . At pt 'c'  $V_c$  just exceeds  $-\beta V_{sat}$ , then o/p switched back to  $+V_{sat}$ .



The voltage across capacitors

$$V_c(t) = V_{pin} + (V_{ini} - V_{pin}) e^{-t/RC}$$

$$= V_{sat} + (-\beta V_{sat} - V_{sat}) e^{-t/RC}$$

$$\text{At } t = T_1,$$

$$\beta V_{sat} = V_{sat} (1 - (1+\beta) e^{-T_1/RC})$$

$$(1-\beta) = (1+\beta) e^{-T_1/RC}$$

$$\Rightarrow T_1 = RC \ln \frac{1+\beta}{1-\beta} = RC \ln \frac{R_1 + 2R_2}{R_1}$$

$$\text{Total time period, } T = 2T_1 = \underline{\underline{2RC \ln \frac{R_1 + 2R_2}{R_1}}}$$


$$\underline{\underline{\beta = \gamma_T = \frac{1}{2RC \ln \frac{R_1 + 2R_2}{R_1}}}}$$

## RAMP GENERATOR


If the step input of the integrating amplifier is replaced by a continuous time square wave, the change in the input signal amplitude charges and discharges the feedback capacitor. This results in a triangular wave output with a frequency that is dependent on the value of  $(R_f, C_f)$ , which is referred to as the time constant of the circuit. Such a circuit is commonly called a Ramp Generator.

During the positive half-cycle of the square wave input, a constant current  $I$  flows through the input resistor  $R_f$ . Since the current flowing into the op-amp internal circuitry is zero, effectively all of the current flows through the feedback capacitor  $C_f$ . This current charges the capacitor. Since the capacitor connected to the virtual ground, the voltage across the capacitor is the output voltage of the op-amp.

During the negative half-cycle of the square wave input, the current  $I$  is reversed. The capacitor is now linearly charged and produces a positive-going ramp output.



(a) Basic Circuit



(b) Output Waveform

## Triangular Wave Generator

The triangular wave generator consists of two op-amp & several passive components.  $R_1$  is a Schmitt trigger circuit which generates a square pulse.  $R_2$  is an integrator which integrates the o/p of Schmitt trigger to produce a triangular wave.



Let us consider the o/p  $V_o$  of  $R_1$  is at  $+V_{sat}$  initially & produces a negative going ramp at o/p ( $V_o$ ). Hence the voltages at two ends of voltage divider formed by  $R_2 - R_1$  are  $V_{sat}$  &  $V_{ramp}$ .

At  $t = T_1$ , when a negative going ramp reaches  $-V_{ramp}$  at pt 'a', the voltage at pt 'p' becomes slightly less than  $0V$ . This switches  $R_1$  to its negative saturation level -  $-V_{sat}$ . Thus the o/p of  $R_1$  at  $-V_{sat}$ ,  $R_2$  starts integrating & increases the o/p in positive direction. At  $t = T_2$  at pt 'b' the voltage at pt 'p' becomes greater than  $0V$  & switches  $V_o'$  to  $+V_{sat}$ . This cycle repeats.

$\forall \theta$

$$\boxed{T = \frac{4R_2R_3C}{R_1}}$$

$$\rho_s \gamma_T = \frac{R_1}{4R_2R_3C}$$



Explain

generated